Abstract: Convolution is one of the fundamental operations of the signal processing system and it can be employed by types of multiplication. Here linear convolution is performed by Vedic multiplier which is based on one of the sixteen sutras in Vedic mathematics, called Urdhava Triyagbhyam Sutra. Urdhava Triyagbhyam multiplier provides better result in speed compared to other conventional multiplier. Pipelining architecture in the multiplier increases the timing performance of the multiplier hence such multiplier is used to compute linear convolution of two sequences. This is a novel approach to compute convolution using pipelining architecture. The simulation and synthesis are performed by using Model Sim and Xilinx ISE Design suite 13.4 and power analysis is performed by using Xilinx Xpower Analyzer. Simulated result for proposed pipelined convolution shows 24.24% lesser propagation delay compared to convolution without using pipelining.
Keywords: Convolution, Compressor, Pipelining, Urdhava Tiryagbhyam.
Title: Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier
Author: Pranav k, Pramod P
International Journal of Electrical and Electronics Research
ISSN 2348-6988 (online)
Research Publish Journals
